Shah Alam

  • UiTM Shah Alam
  • UITM Sarawak
  • UITM Perlis
  • UITM Pulau Pinang
  • UITM Sabah
  • UiTM Negeri Sembilan
  • UiTM Johor
  • UITM Melaka
  • UITM Pahang
  • UITM Kelantan
  • UITM Kedah
  • UITM Perak
  • UITM Terengganu
  • UiTM Libraries
.

RTL Modeling with SystemVerilog for Simulation and Synthesis : using SystemVerilog for ASIC and FPGA design / Stuart Sutherland

  • Linear

  • MARC

  •  
    TK7885.7
    .S88 2017
     
    1052736 (Shelf),BOK
    Sutherland, Stuart

         RTL Modeling with SystemVerilog for Simulation and Synthesis : using SystemVerilog for ASIC and FPGA design.

         xxxi, 453 pages : illustrations ; 23 cm.

         ISBN 9781546776345.
         
         1. Verilog (Computer hardware description language) 2. Electronic digital computers - Design and construction 3. Computer simulation.I. Title
         Control No. : 41809
         Library : UiTM Shah Alam
    Accn No.Item StatusAdd IdLocationSMDItem Category
    1052736ShelfPERPUSTAKAAN KEJURUTERAAN TAR(P3)BOOKslr
    1052737ShelfPERPUSTAKAAN KEJURUTERAAN TAR(P3)BOOKOSs

Search In

Shelf Browse

No Shelf Browse Data.

Top