Shah Alam

  • UiTM Shah Alam
  • UITM Sarawak
  • UITM Perlis
  • UITM Pulau Pinang
  • UITM Sabah
  • UiTM Negeri Sembilan
  • UiTM Johor
  • UITM Melaka
  • UITM Pahang
  • UITM Kelantan
  • UITM Kedah
  • UITM Perak
  • UITM Terengganu
  • UiTM Libraries
.

SystemVerilog for design : a guide to using SystemVerilog for hardware design and modeling / by Stuart Sutherland, Simon Davidmann, Peter Flake ; foreword by Phil Moorby

  • Linear

  • MARC

  •  
    TK7885.7
    .S875 2006
     
    683463 (Shelf),BOK
    Sutherland, Stuart

         SystemVerilog for design : a guide to using SystemVerilog for hardware design and modeling. - New York, NY , 2006.

         xxx, 418 p. : ill. ; 25 cm.

         ISBN 9780387333991 (alk. paper)
         .-ISBN 0387333991 (alk. paper)
         .-ISBN 0387364951
         .-ISBN 9780387364957.
         
         1. Electronic digital computers - Design and construction 2. Verilog (Computer hardware description language) 3. Computer simulation.I. Davidmann, Simon II. Flake, Peter III. Title
         Library : UiTM Shah Alam
    Accn No.Item StatusAdd IdLocationSMDItem Category
    683463ShelfPERPUSTAKAAN KEJURUTERAAN TAR(P3)BOOKRAK TERBUKA (OPEN SHELVES)

Search In

Shelf Browse

No Shelf Browse Data.

Top